Rescuing 2 sources and tagging 0 as dead.) #IABot (v2.0.9.3
(Created page with "center|800px CGS208 the Serge Wilson analog delay module is a faithful recreation of the Serge Wilson Analog Delay module. Only bas...") |
(Rescuing 2 sources and tagging 0 as dead.) #IABot (v2.0.9.3) |
||
| (12 intermediate revisions by 3 users not shown) | |||
Line 4:
== Construction ==
'''Please note that there is an error in the documentation and PCB for this project. The resistor marked 180k (R21) should in fact be 820k. Ken.'''
[[File:cgs_pcb_cgs208_wad.gif|thumb|center|800px|The component overlay for the VER1.0 PCB. Click through for an enlarged, printable version. Print at 300dpi.]]
Before you start assembly, check the board for etching faults. Look for any shorts between tracks, or open circuits due to over etching. Take this opportunity to sand the edges of the board if needed, removing any splinters or rough edges.
Line 13 ⟶ 15:
When inserting the ICs in their sockets, take care not to accidentally bend any of the pins under the chip. Also, make sure the notch on the chip is aligned with the notch marked on the PCB overlay.
Connections to jacks can be established from the schematic diagram and from the [
== Setup ==
Line 151 ⟶ 153:
| 100k 1%||align=right|2
|-
| 820k <strike>180k</strike> 1%||align=right|1
|-
| 182k 1%||align=right|2
Line 201 ⟶ 203:
! colspan="2" align=center|Misc.
|-
|Ferrite
|-
| MTA-156 header 4 pin||align=right|1
|}
== CC-BY-NC ==
Readers are permitted to construct these circuits for their own personal use only. Ken Stone retains all rights to his work. Serge Tcherepnin retains all rights to his work.
== See also ==
Line 211 ⟶ 216:
== References ==
* ''[https://web.archive.org/web/20180214175502/http://www.cgs.synth.net
== External links ==
* [http://groups.yahoo.com/group/cgs_synth CGS Synth discussion group], for discussion of locating parts, modifications and corrections etc.
* [http://bompiler.com/pcb/cgs208 CGS208 BOM] at Bompiler
* [
[[Category:CGS
| |||
