CGS89 the CGS89 gate sequencer is designed for delivering pulsed or gated events, for rhythm and percussion, triggering other sequencers, or selecting stages in programmers such as the Serge R15 PRG. It can be used as a replacement for the first generation Serge R10 SEQ Sequencer.

The prototype was built behind a Cynthia Gate Sequencer panel.

The module will work on +/-12 volts.

How to use this module

The main function of the board is as a sequential pulse generator. When clocked by an external source, each of its outputs will come on one after the other. This can be used to sequentially trigger up to ten events. An example would be to set the number of steps to 2, then connect outputs 1 and 2 to two drum sound generators. A pulse train fed to the clock input would then produce a drum roll alternating between the two drum sounds.

When coupled with a switch bank and the onboard buffers, rhythms of up to ten steps can be created. There are two onboard buffers, giving two separate channels. While these outputs can be used to trigger drum sounds, that is not their only use. They can be used to trigger envelope generators, step waves in wave tables, drive other sequencers etc. Once you have a gate sequencer in your modular, you will wonder how you ever survived without it.

Multiple gate sequencers can also cascaded for longer rhythm lengths, or more channels. To cascade the outputs of several units, simply connect the "Full Out/Mix Out" and "Pulse Out" outputs on the first unit to the corresponding outputs on the second unit and so on. That is right, this module has been designed so it's outputs can be connected together with its other outputs, or outputs of other CGS89 gate sequencers via wire ORing.

A little on how it works

First we will consider the main section of the board.

The schematic of the main part of the Gate Sequencer.

An LM339 comparator is used to shape the input signals. These take whatever signal is fed into the module and convert them to signals appropriate for driving the rest of the circuitry. With the values given, the sensitivity is set at around 2V, allowing triggering from signals with a +/- 5 volt swing, or with a 0V to +10 volt swing, both of which are common in modular synths. The output waveforms of some modules will never fall below the 1.4V level, preventing triggering.

Pad identification
Pad ID Function
HLD Hold input
CLK Clock input
RSB Reset button
RST Reset and stop
RSP Reset and run
LA1 to LA10 to LED anodes
o1 to o10 Outputs
0V General 0V connection and cathode return for LEDs
+VE positive voltage power rail out, for external use if needed.
VE negative voltage power rail out, for external use if needed.

Functional descriptions

  • The Clock signal is used to step the 4017 decade counter through its stages.
  • A gate signal at the Hold input will stop the sequencer, and disable the switched outputs on the other part of the circuit diagram until such a time as the gate signal stops.
  • RSB is for an optional reset button. Connecting it to +VE will set the sequencer back to step one, and hold it there for as long as the button is held on.
  • A gate signal at the RST reset input will also set the sequencer back to step one, and hold it there until the gate signal stops.
  • A gate signal at the RSP reset input will set the sequencer back to step one, but allow it to keep counting, irrespective of the length of time the gate signal is present.

Each of the outputs of the 4017 are buffered with a transistor wired as an emitter follower. Any general purpose NPN transistor will work here. I use the BC547 because it is the most common transistor in Australia. This buffer drives an LED to display which step is active, as well as the individual outputs for each step.

The schematic of the switch matrix and buffers of the Gate Sequencer.
Pad identification
Pad ID Function
F1, F2 Connects to the "full" contacts of the switches for each channel
P1, P2 Connects to the "pulse" contacts of the switches for each channel
FM1, FM2 Full/Mix output for each channel
Po1, Po2 Pulse output for each channel

SPDT Center-off switches are used to allow each step to be either the full length of the clock cycle, or gated with the incoming clock pulse. Varying the mark-space ratio of the clock signal can thus be used to vary the length of the output pulses. The channel outputs F1, F2 (full step length for channel 1, 2) and P1, P2 (partial step length for channel 1,2) are then fed back to the onboard buffers for processing. Note that diodes are needed for each switch and need to be mounted off-board. All switched signals, both full length and pulses, are mixed and sent to the corresponding Full/Mix output. Pulses are present at the Pulse output for all stages for which a switch is not off, i.e., if the switch is set to full, or pulse for a particular stage, there will be a corresponding pulse at the Pulse output.

A timing example from the Gate Sequencer. In this example, the clock signal has a 50% mark/space ratio.

Other ideas

Event Generator concept. Unpatched panel. Note the steps are marked 0 to 9.
Event Generator concept, example patch. The first CGS89 board is clocked at the frequency of the "master" clock as provided by the onboard LFO (modified CGS58). The second CGS89 board is clocked by the first stage of the previous CGS89. It advances at 1/10th of the rate. The third CGS89 board is clocked by the first stage of the previous CGS89. It advances at 1/100th of the rate of the first, i.e. 1/1000 the rate of the clock. Events are derived by AND gating together the various outputs. If you wanted base 8 instead of base 10, a cable can be run from the 8 output back to reset of each of the CGS89. The other RESET input on each CGS89 could be connected together to give you a "Reset to 0" input. The AND gates are CGS39 Quad Logic Gates. Additional functionality could be achieved with the addition of OR gates, flip-flops, etc. This is one situation where the wire-OR output ability of the CGS89 cannot be used, unless you don't mind having to certain events tied, e.g., if you wire-OR steps 4 and 6 together, ALL events that use either step 4 or 6 will fire for BOTH 4 and 6.


The component overlay for the VER1.0 PCB. Click through for an enlarged, printable version. Print at 300dpi. The parts in the area enclosed with a line can be omitted if the switched outputs are not required, e.g. if using this as an R10 SEQ substitute.

Before you start assembly, check the board for etching faults. Look for any shorts between tracks, or open circuits due to over etching. Take this opportunity to sand the edges of the board if needed, removing any splinters or rough edges.

When you are happy with the printed circuit board, construction can proceed as normal, starting with the resistors first, followed by the IC sockets if used, then moving onto the taller components.

Take particular care with the orientation of the polarized components, such as electrolytics, diodes, transistors and ICs.

When inserting the ICs in their sockets, take care not to accidentally bend any of the pins under the chip. Also, make sure the notch on the chip is aligned with the notch marked on the PCB overlay.

Note the two parts marked in blue on the diagram above. Install a 4k7 in place of the 10k. Install a link instead of the diode. These parts are used to determine the gate output voltages. With a 10k installed, the minimum gate voltage is over 5 volts. The diode was to compensate for the different "High" voltages generated by the two types of output chip. If you find your non-switched outputs higher than the switched ones, the diode can be installed. In the prototype, I found it was not needed, so a link was added across the back of the diode. It may be more convenient to build it this way in the first place. Install the diode, then fold one of its the leads back across to the other pad, trim and solder it in place. That way, if you find you do need the diode, it is a simple matter of cutting off the shorting link.

Select RLED to suit your LEDs. In this case, the LEDs will be driven from 5 volts. The prototype used 1k resistors with high-brightness RED LEDs.

Resistors RY current limit the output, and are part of the wire-OR gate configuration. The prototype used 2 x 1k.

If using banana jacks colored to Serge standards, I would suggest the use of orange jacks for all outputs, to indicate they are a non-standard outputs capable of being wire ORed. (ORange seems appropriate!)

Wiring for use as a substitute classic Serge sequencer.
Wiring the switched outputs. Only three stages are shown. Note that the first stage does NOT go to the length switch. Either RST or RSB can be used as the reset input. Select which reset function you wish to bring to a panel jack, and wire the other one to the LOOP switch, or directly to the common pin of the rotary switch if you do not require the Loop/Hold function. 1N4148 (or similar) diodes must be mounted on each switch.


There is a single trimmer that needs adjustment. With the unit powered, monitor the output voltage of the active stage (with reference to 0V) and adjust the trimmer until it reads 5V. Turn the corresponding stage switch to FULL and measure the FULL/MIX output. The voltage should be around the same voltage, although it will not be exact. If it is less that 4.5 volts, install the diode marked in blue on the PCB then re-adjust for 5V.


Parts list

This is a guide only. Parts needed will vary with individual constructor's needs. Parts within the boxed area can be omitted if the switched outputs are not required.

Part Quantity
10n 1
0.1/100n 5
220n 1
10uF 25V 2
1k, RY 10
RLED (see text) 1k 10
4k7 1
10k 29
15k 2
100k 16
220k 7
1M 3
10k single turn trimmer 1
1N4148 21
BC547 11
4017 1
4081 1
LM339 1
TL074 1
Ferrite bead (or 10R resistor) 1
0.156 4 pin 90° connector 1
CGS89 V1.0 PCB 1
Off board options
LED 10
1N4148 20
SPDT switch 1
SPDT Ctr-off switch 20
Alpha 12 position switch 1
Knobs 1
Jacks 20


Readers are permitted to construct these circuits for their own personal use only. Ken Stone retains all rights to his work.

See also


External links