2,276
edits
CGS pulse divider and Boolean logic (previous revisions) (view source)
Revision as of 16:27, 29 May 2019
, 5 years ago→Construction
No edit summary |
|||
Line 23:
== Construction ==
[[File:
[[File:cgs_pcb_cgs36v13.gif|thumb|center|600px|The component overlay Rev 1.3. Click through for an enlarged printable version.]]
Note: '''On the first run of the PCBs, the 820R and 680R in the AND gate were reversed.''' To get around this they were swapped in assembly. If not one output will be a little lower than the other. This isn't critical.
| |||