2,276
edits
CGS pulse divider and Boolean logic (previous revisions): Difference between revisions
Jump to navigation
Jump to search
CGS pulse divider and Boolean logic (previous revisions) (view source)
Revision as of 19:18, 16 November 2018
, 5 years agono edit summary
m (Rob Kam moved page CGS pulse divider and boolean logic (previous revisions) to CGS pulse divider and Boolean logic (previous revisions) without leaving a redirect) |
No edit summary |
||
Line 26:
Note: '''On the first run of the PCBs, the 820R and 680R in the AND gate were reversed.''' To get around this they were swapped in assembly. If not one output will be a little lower than the other. This isn't critical.
Note: '''On the first run of the REV1.2 PCBs, the boards were actually
VER1.3 PCBs have the upper part of the output dividers marked as RA on the PCB. These resistors are 1k8 for +/-15V operation and 1k5 for +/-12 volt operation. Likewise the two 1k8 resistors in the inverters should be 1k5 for 12 volt operation. The two 1k5 resistors in the OR and AND gates could probably be increased to 1k8 for 15 volt operation. Check your output voltages when you have assembled them. Ideally the voltages will swing between 0 volts and +5 volts. Some small variance either way is nothing to be concerned about.
| |||